This happens to be a negative edge triggered JK flip flop. I used boolean algebra and found D = E' and E = D'. Given the propagation delay I thought this was
File:Negative-edge triggered master slave D flip-flop.svg - Wikimedia Commons
Master Slave Flip - an overview | ScienceDirect Topics
Telecommunication and Electronics Projects: Working of Master Slave Negative Edge D Flip-Flop
Edge-triggered Latches: Flip-Flops | Multivibrators | Electronics Textbook
Solved This is a negative-edge-triggered master-slave D | Chegg.com
D Type Flip Flop: Circuit Diagram, Conversion, Truth Table
D Type Flip-flops
D Flip-Flop (edge-triggered)
Introduction to Flip-Flops - luisdanielhernandezengineeringportfolio
Boolean gate-based negative edge-triggered D flip-flop. | Download Scientific Diagram
Can anyone write the Verilog code for a negative edge-triggered D-flip flop? - Quora
9.4: Edge Triggered Flip-Flop - Engineering LibreTexts
Flip-Flops
Instructor: Alexander Stoytchev - ppt download
D-latch-based positive edge-triggered D flip-flop. | Download Scientific Diagram
Is this D Flip Flop positive edge triggered or negative edge triggered? - Electrical Engineering Stack Exchange
negative-edge-triggered - Wiktionary
Negative Edge Triggered Flip-Flops: Basic Electronic Knowledge
Flip-flop (electronics) - Wikipedia
Is S R flip flop positive level triggered or negative level triggered? - Quora
what is the approach to design edge triggered d flip flop? - Electrical Engineering Stack Exchange
Edge-triggered Latches: Flip-Flops | Multivibrators | Electronics Textbook
File:Edge triggered D flip flop.svg - Wikimedia Commons
Clocked or Triggered Flip Flops - Positive,Negative edge triggered Flip flops
Rising Edge Triggered D Flip Flop
